Semi-Conductor Laboratory

The Semi-Conductor Laboratory, Mohali (SCL) is a research institute of the Department of Space, Government of India. Its aims include research and development in the field of semiconductor technology.[1]

Semi-Conductor Laboratory entrance, sector 72, SAS Nagar.

SCL had its origin as the Semiconductor Complex Limited, a public sector undertaking of the Government of India. It came under the administrative control of Department of Space in March 2005 and has since undergone organisational restructuring to become focused on research and development. The society was registered in November 2005.

SCL is a society under the Department of Space with the main objective to undertake, aid, promote, guide and coordinate the R&D in the field of semiconductor technology, Micro-Electro-Mechanical Systems (MEMS) and process technologies relating to semiconductor processing in the existing 6" wafer fab. SCL has over the years developed and supplied a number of key VLSIs, majority of which have been Application Specific Integrated Circuits (ASICs) for high reliability applications in industrial and space sectors. Steps have been initiated to upgrade the facilities to fabricate devices in 0.25 micron or better technology.

The Semi-Conductor Laboratory is responsible for design and development of very-large-scale integration (VLSI) devices and development of systems for telecommunication and space sectors. SCL has facilities for fabrication of micro-electronic devices in 0.8 micrometre range and Micro Electro Mechanical Systems. Facilities to fabricate advanced devices in 0.35 micrometre range are planned.

SCL, through its in-house R&D efforts has developed 3 micron, 2 micron, 1.2 micron and 0.8 micron CMOS technologies as well specialized technologies such as EEPROM and CCD. SCL has over the years developed and supplied a number of key VLSIs, majority of which have been ASICs for high reliability and industrial applications.

Fab upgrade

The Department of Space (DoS) planned to upgrade SCL to produce chips of 0.18 micrometre size from the current 0.8 micrometres. Starting in 2010, SCL has upgraded to 8" wafer fab to produce chips of 0.18 micrometer CMOS process as made available by Tower Semiconductor, Israel.[2] [3]

References

  1. "Semi-Conductor Laboratory".
  2. Basu, J (2019). "From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology". IETE Journal of Education. 60 (2): 51–64. arXiv:1908.10674. doi:10.1080/09747338.2019.1657787.
  3. "Semi-Conductor Laboratory".
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.