Elbrus 2000

The Elbrus 2000, E2K (Russian: Эльбрус 2000) is a Russian 512-bit wide VLIW microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.

Elbrus 2000
General Info
Launched2008 (2008)
Designed byMoscow Center of SPARC Technologies (MCST)
Common manufacturer(s)
Performance
Max. CPU clock rate300 MHz
Architecture and classification
Instruction setElbrus, x86
Physical specifications
Cores
  • 1

It supports two instruction set architectures (ISA):

Thanks to its unique architecture the Elbrus 2000 can execute 20 instructions per clock, so even with its modest clock speed it can compete with much faster clocked superscalar microprocessors when running in native VLIW mode.[1][2]

For security reasons the Elbrus 2000 architecture implements dynamic data type-checking during execution. In order to prevent unauthorized access, each pointer has additional type information that is verified when the associated data is accessed.[3]

Supported operating systems

Elbrus 2000 information
Produced 2005
Process CMOS 0.13 µm
Clock rate 300 MHz
Peak performance
  • 64 bit: 5.8 GIPS
  • 32 bit: 9.5 GIPS
  • 16 bit: 12.3 GIPS
  • 8 bit: 22.6 GIPS
Data format
  • integer: 32, 64
  • float: 32, 64, 80
Cache
  • 64 KB L1 instruction cache
  • 64 KB L1 data cache
  • 256 KB L2 cache
Data transfer rate
  • to cache: 9.6 GByte/s
  • to main memory: 4.8 GByte/s
Transistors 75.8 million
Connection layers 8
Packing / pins HFCBGA / 900
Chip size 31×31×2.5 mm
Voltage 1.05 / 3.3 V
Power consumption 6 W

Successors

References
  1. "Elbrus Compilers". elbrus2k.wikidot.com. Retrieved 3 January 2015.
  2. "Elbrus E2K Speculations". xbitlabs.com. Archived from the original on 4 March 2016. Retrieved 3 January 2015.
  3. "Euro-Par 2000 Parallel Processing; 6th international Euro-Par Conference Munich, Germany, August/September 2000 Proceedings". elbrus2k.wikidot.com. Retrieved 5 January 2015.
  4. "Russian microprocessor firms to challenge Intel and AMD on domestic market". rbth.co.uk. Retrieved 3 January 2015.
  5. "МЦСТ готовит выпуск материнских плат на базе процессора Эльбрус-2СМ, произведенного на Микроне". mcst.ru. Retrieved 3 January 2015.
  6. "Микропроцессор Эльбрус-4С готов к серийному производству". mcst.ru. Retrieved 3 January 2015.
  7. "Новый 8-ядерный микропроцессор Эльбрус-8С". mcst.ru. Retrieved 3 January 2015.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.