STD Bus

The STD Bus is a computer bus that was used primarily for industrial control systems, but has also found applications in computing. The STD Bus has also been designated as STD-80, referring to its relation to the Zilog Z80 series processors. STD stands for Simple to Design.

Description

The STD Bus uses 6.5" by 4.5" expansion card with an edge connector with 56 pins. Many different types of cards have been available for the STD Bus, from processing cards, RAM cards, I/O cards, and specialized cards for various applications.

The use of the STD bus has declined. From the over one hundred manufacturers of components during its peak, vendor numbers have dwindled to under a dozen, but it is still used by hobbyists, manufacturers and in industrial applications.

Connector pin assignments

The STD Bus has a card edge connector with 56 contacts. The pin configuration is as follows. Flow is relative using a STD Bus Processor Card.^[1]

Pin	Mnemonic	Signal Flow	Description	Pin	Mnemonic	Signal Flow	Description
1	+5V	In	Logic Power	2	+5V	In	Logic Power
3	GND	In	Logic Ground	4	GND	In	Logic Ground
5	-5V	In	Negative Logic Power	6	-5V	In	Negative Logic Power
7	D3	In/Out	Data Bus	8	D7	In/Out	Data Bus
9	D2	In/Out	Data Bus	10	D6	In/Out	Data Bus
11	D1	In/Out	Data Bus	12	D5	In/Out	Data Bus
13	D0	In/Out	Data Bus	14	D4	In/Out	Data Bus
15	A7	Out	Address Bus	16	A15	Out	Address Bus
17	A6	Out	Address Bus	18	A14	Out	Address Bus
19	A5	Out	Address Bus	20	A13	Out	Address Bus
21	A4	Out	Address Bus	22	A12	Out	Address Bus
23	A3	Out	Address Bus	24	A11	Out	Address Bus
25	A2	Out	Address Bus	26	A10	Out	Address Bus
27	A1	Out	Address Bus	28	A9	Out	Address Bus
29	A0	Out	Address Bus	30	A8	Out	Address Bus
31	WR	Out	Write to Memory or I/O	32	RD	Out	Read to Memory or I/O
33	IORQ	Out	I/O Address Select	34	MEMRQ	Out	Memory Address Select
35	IOEX	Out	I/O Expansion	36	MEMEX	Out	Memory Expansion
37	REFRESH	Out	Refresh Timing	38	MCSYNC	Out	CPU Machine Cycle Sync
39	STATUS 1	Out	CPU Status	40	STATUS 0	Out	CPU Status
41	BUSAK	Out	Bus Acknowledge	42	BUSRQ	In	Bus Request
43	INTAK	Out	Interrupt Acknowledge	44	INTRQ	In	Interrupt Request
45	WAITRQ	In	Wait Request	46	NMIRQ	In	Non-Maskable Interrupt
47	SYSRESET	Out	System Reset	48	PBRESET	In	Push Button Reset
49	CLK	Out	Clock from Processor	50	CNTRL	In	Aux Timing
51	PCO	Out	Priority Chain Out	52	PCI	In	Priority Chain In
53	AUX GND	In	AUX Ground	54	AUX GND	In	AUX Ground
55	AUX +12V	In	AUX Positive	56	AUX -12V	In	AUX Negative

Applications

The STD bus system was more adaptable to various applications than the contemporary computer buses of the mid-1980s, because it could use servo control cards along with a fully programmable computer for mathematical operations.

In applications for running an astronomical observatory, the large industrial base of cards, and the system's expandability, made the system desirable for use in a photometry lab to control the telescope as well as do the data logging and computations required.^[2]

STD-32

The STD-32 is a pin compatible STD interface that allows the co-existence of both 8-bit and 32-bit systems on a single bus. This is accomplished by the addition of pins between the normal pins that do not connect, nor do they interfere with the original specification. This allows with the proper STD-32 backplane the ability to run legacy cards used for specific applications on the same bus without having to upgrade the complete system.

References

↑ Prolog 7801 8085A Processor Card Specifications September 1981
↑ The STD Bus and other microcomputer buses for photometrists. By Russell M. Genet and Douglass J. Sauer. From the Fairborn Observatory in Fairborn Ohio.

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.

[1] Prolog 7801 8085A Processor Card Specifications September 1981

[2] The STD Bus and other microcomputer buses for photometrists. By Russell M. Genet and Douglass J. Sauer. From the Fairborn Observatory in Fairborn Ohio.

Technical and de facto standards for wired computer buses
General	System bus Front-side bus Back-side bus Daisy chain Control bus Address bus Bus contention Bus mastering Network on a chip Plug and play List of bus bandwidths
Standards	SS-50 bus S-100 bus Multibus Unibus VAXBI MBus STD Bus SMBus Q-Bus Europe Card Bus ISA STEbus Zorro II Zorro III CAMAC FASTBUS LPC HP Precision Bus EISA VME VXI VXS NuBus TURBOchannel MCA SBus VLB PCI PXI HP GSC bus InfiniBand UPA PCI Extended (PCI-X) AGP PCI Express (PCIe) Direct Media Interface (DMI) RapidIO Intel QuickPath Interconnect NVLink HyperTransport Infinity Fabric Intel UltraPath Interconnect
Storage	ST-506 ESDI IPI M.2 SMD Parallel ATA (PATA) SSA DSSI HIPPI Serial ATA (SATA) SCSI Parallel SAS Fibre Channel SATAe PCI Express (via AHCI or NVMe logical device interface)
Peripheral	Apple Desktop Bus DCB Commodore bus HP-IL HIL MIDI RS-232 RS-422 RS-423 RS-485 DMX512-A IEEE-488 (GPIB) IEEE-1284 (parallel port) UNI/O ACCESS.bus 1-Wire D²B I²C SPI Parallel SCSI Profibus IEEE 1394 (FireWire) USB Camera Link External PCIe Thunderbolt
Audio	ADAT Lightpipe AES3 Intel HD Audio I²S MADI McASP S/PDIF TOSLINK
Portable	PC Card ExpressCard
Embedded	Multidrop bus CoreConnect AMBA Wishbone SLIMbus
Interfaces are listed by their speed in the (roughly) ascending order, so the interface at the end of each section should be the fastest. Category