< Practical Electronics < IC
4007
Logic Type Transistor-level
Function Family Transistor
Description Dual complementary pair and inverter
Pins 14
Pinout
Functional Diagram

The 4007 integrated circuit contains three complementary enhancement-mode MOSFET pairs. One pair has connections to the drain terminals, one to the source terminals and the commonned drains (i.e. it is wired as an inverter) and one allows access to all source and drain connections. All pairs have the gate terminals commonned and available. The bulk connections are to the power rails (VDD for the p-channel devices and VSS for the n-channel devices).

The meanings of the abbreviations on the diagrams to the right are:

PinsFunctions
SP2, SP3Source terminals of 2nd and 3rd p-channel MOSFETs
DP1, DP2Drain terminals of 1st and 2nd p-channel MOSFETs
DN1, DN2Drain terminals of 1st and 2nd n-channel MOSFETs
SN2, SN3Source terminals of 2nd and 3rd n-channel MOSFETs
D3Drain terminals (common) of 3rd p-channel and n-channel MOSFETs
G1, G2, G3Gate terminals of each MOSFET pair.
This article is issued from Wikibooks. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.